

JS  
5  
108

1c903 U.S. PTO  
09/874239  
06/06/01

	Subclass
	Class
ISSUE CLASSIFICATION	

PATENT NUMBER
---------------

# U.S. UTILITY Patent Application

O.I.P.E. SCANNED 54122 P.A. 95	PATENT DATE
-----------------------------------	-------------

APPLICATION NO. 09/874239	CONT/PRIOR F	CLASS Z09	SUBCLASS 2151	ART UNIT 2151	EXAMINER
------------------------------	-----------------	--------------	------------------	------------------	----------

APPLICANTS  
Akira Yamada

2188

TITLE  
Synchronous signal producing circuit for controlling a data ready signal indicative of end of access to shared memory and thereby controlling synchronization between processor and coprocessor

PTO-2040  
12/99

## Best Available Copy

ISSUING CLASSIFICATION									
ORIGINAL		CROSS REFERENCE(S)							
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)						
INTERNATIONAL CLASSIFICATION									
<input type="checkbox"/> Continued on Issue Slip Inside File Jacket									

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____					
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.				ISSUE FEE	
				Amount Due	Date Paid
				ISSUE BATCH NUMBER	

**WARNING:**  
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.